Niermann T M, Patel J H. HITEC: A test generation package for sequential circuits. Proc. European Conf. Design Automation, Amsterdam, the Netherlands, 1992:214 - 218.[2]Cabodi G, Camurati P, Quer S. Symbolic exploration of large circuits with enhanced forward/backward traversals. Proc.EURODAC, Grenoble, Fr., 1994:22 - 27.[3]Saab D G, Saab Y G, Abraham J A. CRIS: A test cultivation program for sequential VLSI circuits. Proc. Int. Conf. Computer -Aided Design, Santa Clara, USA, 1992:216 - 219.[4]Rudnick E M, Patel J H, Greenstein G S, Niermann T M.Sequential circuit test generation in a genetic algorithm framework. Proc. Design Automation Conf., San Diego, USA,1994:698- 704.[5]李智,許川佩,陳光(禵).基于螞蟻算法的同步時序電路初始化研究.電子測量與儀器學(xué)報,2002,(4):33-38.[6]李智,許川佩,莫瑋,陳光(禵).基于螞蟻算法和遺傳算法的同步時序電路初始化.電子學(xué)報,2003,(8):1276-1280.[7]Hsiao M S, Rudnick E M, Patel J H. Dynamic state traversal for sequential circuit test generation[J].ACM Trans. on Design Automation of Electronic Systems.2000, 5(2):548-[8]陳國良,等.遺傳算法及其應(yīng)用.北京:電子工業(yè)出版社,1996.6:88-97.
|