一级黄色片免费播放|中国黄色视频播放片|日本三级a|可以直接考播黄片影视免费一级毛片

高級(jí)搜索

留言板

尊敬的讀者、作者、審稿人, 關(guān)于本刊的投稿、審稿、編輯和出版的任何問(wèn)題, 您可以本頁(yè)添加留言。我們將盡快給您答復(fù)。謝謝您的支持!

姓名
郵箱
手機(jī)號(hào)碼
標(biāo)題
留言內(nèi)容
驗(yàn)證碼

數(shù)據(jù)鎖存處理的低誤碼率編碼方法研究

吳金 江琦 鄭麗霞 孫東辰 宋科 孫偉鋒

吳金, 江琦, 鄭麗霞, 孫東辰, 宋科, 孫偉鋒. 數(shù)據(jù)鎖存處理的低誤碼率編碼方法研究[J]. 電子與信息學(xué)報(bào), 2016, 38(7): 1831-1837. doi: 10.11999/JEIT151104
引用本文: 吳金, 江琦, 鄭麗霞, 孫東辰, 宋科, 孫偉鋒. 數(shù)據(jù)鎖存處理的低誤碼率編碼方法研究[J]. 電子與信息學(xué)報(bào), 2016, 38(7): 1831-1837. doi: 10.11999/JEIT151104
WU Jin, JIANG Qi, ZHENG Lixia, SUN Dongchen, SONG Ke, SUN Weifeng. Research on Low Bit Error Rate Encoding Method for Data Latch Processing[J]. Journal of Electronics & Information Technology, 2016, 38(7): 1831-1837. doi: 10.11999/JEIT151104
Citation: WU Jin, JIANG Qi, ZHENG Lixia, SUN Dongchen, SONG Ke, SUN Weifeng. Research on Low Bit Error Rate Encoding Method for Data Latch Processing[J]. Journal of Electronics & Information Technology, 2016, 38(7): 1831-1837. doi: 10.11999/JEIT151104

數(shù)據(jù)鎖存處理的低誤碼率編碼方法研究

doi: 10.11999/JEIT151104 cstr: 32379.14.JEIT151104
基金項(xiàng)目: 

江蘇省自然科學(xué)基金(BK2012559)

Research on Low Bit Error Rate Encoding Method for Data Latch Processing

Funds: 

Natural Science Foundation of Jiangsu Province (BK2012559)

  • 摘要: 對(duì)于時(shí)間信號(hào)量化后的數(shù)字編碼處理,傳統(tǒng)編碼方法高頻條件下存在高誤碼率導(dǎo)致數(shù)據(jù)量化精度退化的問(wèn)題。該文從數(shù)據(jù)誤碼根源分析入手,建立起不同狀態(tài)模式下包含鎖存和延遲失配效應(yīng)的誤碼解析分析模型,并在二進(jìn)制和格雷碼編碼方法對(duì)比的基礎(chǔ)上,分析了低誤碼率的同頻碼編碼設(shè)計(jì)方法。基于TSMC 0.35 ?m CMOS工藝,完成了采用同頻碼編碼方法的時(shí)間數(shù)字轉(zhuǎn)換器(TDC)電路及其版圖設(shè)計(jì),多項(xiàng)目晶元(MPW)芯片的測(cè)試結(jié)果表明:同頻編碼的誤碼率相比同等條件下傳統(tǒng)編碼方法的誤碼率明顯降低,并與理論分析基本吻合。
  • LI Qianfeng and HU Qingsheng. A 10ps 500MS/s two-channel Vernier TDC in 0.18 CMOS technology[C]. IEEE Workshop on Advanced Research and Technology in Industry Applications (WARTIA), Ottawa, Canada, 2014: 1268-1271. doi: 10.1109/WARTIA.2014.6976513.
    BREZINA C, FU Y, ZAPPON F, et al. GOSSIPO-4: evaluation of a Novel PLL-based TDC-technique for the readout of gridpix-detectors[J]. IEEE Transactions on Nuclear Science, 2014, 61(2): 1007-1014. doi: 10.1109/ TNS.2014.2301141.
    UCHIDA Daisuke, IKEBE Masayuki, MOTOHISA Junichi, et al. A 12-bit, 5.5-W single-slope ADC using intermittent working TDC with multi-phase clock signals[C]. International Conference on Electronics, Circuits and Systems (ICECS), Marseille, France, 2014: 770-773. doi: 10.1109/ICECS. 2014.7050099.
    KALISZ J, SZPLET R, PELKA R, et al. Single-chip interpolating time counter with 200-ps resolution and 43-s range[J]. IEEE Transactions on Instrumentation and Measurement, 1997, 46(4): 851-856. doi: 10.1109/19.650787.
    KATOH Kentaroh, DOI Yoshihito, ITO Satoshi, et al. An analysis of stochastic self-calibration of TDC using two ring oscillators[C]. IEEE Conference on Asian Test Symposium (ATS), Jiaosi Township, China, 2013: 140-146. doi: 10.1109/ ATS.2013.35.
    URANO Yuki, YUN WonJoo J, KURODA Tadahiro, et al. A 1.26 mW/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL[C]. International Symposium on Circuits and Systems (ISCAS), Beijing, China, 2013: 1576-1579. doi: 10.1109/ISCAS.2013.6572161.
    姚茂群, 張立彬, 耿亮. 電流型 CMOS 脈沖 D 觸發(fā)器設(shè)計(jì)[J]. 電子與信息學(xué)報(bào), 2014, 36(9): 2278-2282. doi: 10.3724/ SP.J.1146.2013.00343.
    YAO Maoqun, ZHAGN Libin, and GENG Liang. Design of current-mode CMOS pulse-triggered D flip-flops[J]. Journal of Electronics Information Technology, 2014, 36(9): 2278- 2282. doi: 10.3724/SP.J.1146.2013.00343.
    歐慶于, 羅芳, 吳曉平. 基于 NCL 電路的抗故障攻擊設(shè)計(jì)研究[J]. 電子與信息學(xué)報(bào), 2014, 36(7): 1648-1655. doi: 10.3724/ SP.J.1146.2013.00750.
    OU Qingyu, LUO Fang, and WU Xiaoping. The research on countermeasure against fault attacks for NCL circuits[J]. Journal of Electronics Information Technology, 2014, 36(7): 1648-1655. doi: 10.3724/SP.J.1146.2013.00750.
    PELKA R, KALISZ J, and SZPLET R. Nonlinearity correction of the integrated time-to-digital converter with direct coding[J]. IEEE Transactions on Instrumentation and Measurement, 1997, 46(2): 449-453. doi: 10.1109/19.571882.
    POLAT and MANZAK A. Design and analysis of low power Carbon Nanotube Field Effect Transistor (CNFET) D Flip-Flops (DFFs)[C]. International Conference on Computer Research and Development (ICCRD), Shanghai, China, 2011, 3: 399-401. doi: 10.1109/ICCRD.2011.5764223.
    TAIT A N and PRUCNAL P R. Applications of wavelength-fan-in for high-performance distributed processing systems[C]. Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures, Paris, France, 2014: 177-178. doi: 10.1109/NANOARCH.2014. 6880485.
    JIN Wei, LU Sheng, HE Weifeng, et al. Robust design of sub-threshold flip-flop cells for wireless sensor network[C]. International Conference on VLSI and System-on-Chip (VLSI-SoC), Hong Kong, China, 2011: 440-443. doi: 10.1109/VLSISoC.2011.6081623.
    SALIGRAM Rakshith and RAKSHITH T R. Contemplation of synchronous Gray Code counter and its variants using reversible logic gates[C]. IEEE Conference on Information Communication Technologies (ICT), JeJu Island, Korea, 2013: 661-665. doi: 10.1109/CICT.2013.6558177.
    KALISZ J, PAWLOWSKI M, and PELKA R. Error analysis and design of the Nutt time-interval digitiser with picosecond resolution[J]. Journal of Physics E: Scientific Instruments, 1987, 20(11): 1330-1341.
    REDANT Tom, STUBBE Frederic, and DEHAENE Wim. A low power time-of-arrival ranging front end based on a 8-channel 2.2 mW, 53ps single-shot-precision time-to-digital converter[C]. IEEE Conference on Solid State Circuits, Jeju, Korea, 2011: 321-324. doi: 10.1109/ASSCC.2011.6123578.
    HENZLER Stephan. Time-to-Digital Converters[M]. London, Springer Science Business Media, 2010: 25-31.
  • 加載中
計(jì)量
  • 文章訪問(wèn)數(shù):  1188
  • HTML全文瀏覽量:  101
  • PDF下載量:  361
  • 被引次數(shù): 0
出版歷程
  • 收稿日期:  2015-09-29
  • 修回日期:  2016-03-03
  • 刊出日期:  2016-07-19

目錄

    /

    返回文章
    返回