|
Corno F, Prinetto P, Sonza Reorda M, Violante M. Exploiting symbolic techniques for partial scan flip-flop selection. Proc. of IEEE Design Automation and Test in Europe, Paris, France,Feb. 23-26, 1998: 670-677.[2]Cheng K T, Agrawal V D. A partial scan method for sequential circuits with feedback[J].IEEE Trans. on Computers.1990, 39(4):544-548[3]Chickermane V, Patel J H. An optimization based approach to the partial scan design problem.Proc. of IEEE Int. Test Conf., Washington, DC, Sep. 10-14, 1990: 377-386.[4]Gupta R, Gupta R, Breuer M A. The BALLAST methodology for structured partial scan design[J].IEEE Trans. on Computers.1990, 39(4):538-544[5]Parihk P S, Abramovici M. Testability-based partial scan analysis[J].J. of Electronic Testing.1995,7:61-70[6]Sharma S, Hsiao M. Combination of structural and state analysis for partial scan. Proc. of Int.VLSI Design Conf., Bangalore, India, Jan. 3-7, 2001: 134-139.[7]Saund G S, Hsiao M S, Patel J H. Partial scan beyond cycle cutting. Proc. of IEEE Int. Symp.on Fault-Tolerant Computing, Seattle, Washington, USA, Jun. 24-27, 1997: 320-328.[8]Xiang D, Venkataraman S, Fuchs W K, Patel J H. Partial scan design based on circuit statc information. Proc. of ACM/IEEE Design Automation Conference, Las Vegas, USA, .Junc 1996:807-812.[9]Xiang D, Xu Y, Fujiwara H. Non-scan design for testability for synchronous sequential circuits based on conflict resolution. Accepted to appear in IEEE Trans. on Computers.[10]Xiang D, Fujiwara H. Handling the pin overhead problem of DFTs for high quality and at-speed tests[J].IEEE Trans. on Computer-Aided Design of ICAS.2002, 21(9):1105-1113[11]Kalla P, Ciesielski M J. A comprehensive approach to the partial scan problem using implicit state enumeration[J].IEEE Trans. on Computer-Aided Design of ICAS.2002, 21(7):810-826[12]Niermann T M, Patel J H. HITEC: A test generation package for sequential circuits. Proc. of European Conf. Design Automation, Amsterdam, The Netherlands, Feb. 25-28, 1991: 214-218.
|
下載:
