[1] 陳其翔.101三進位制.數(shù)學通報,1958, 3(102): 4-7. [2] 陳偕雄,吳訓威.對稱三值邏輯及對稱三值CMOS電路.計算機學報,1991,14(5): 389-394. [3] 吳訓威.多值邏輯電路設(shè)計原理.杭州:杭州大學出版社,1994, 315-342. [4] Frieder G. A Balanced ternary computer. Proc. of 3th ISMVL,Toronto: 1973,68-75. [5] Freitas D A, Current K W. A CMOS current comparator circuit[J]. Electron. Lett.1983, 19(17):695-697 [6] Chen X, Moraga C. An Algebra for current-mode CMOS multivalued circuits. Proc. of 23th ISMVL, Sacramento: 1993,239-244. [7] Navi K, Kazeminejad A, Etiemble D. Performance of CMOS current mode full adder. Proc. of 24th ISMVL, Boston: 1994, 27-34. [8] Onneweer S F, Kerlcholf H G. Current-mode CMOS high-radix circuits. Proc.of 16th ISMVL, Blacksburg: 1986,60-69. [9] 吳訓威,鄧小衛(wèi),應(yīng)時彥.基于開關(guān)信號理論的三值電流型CMOS電路設(shè)計.電子科學學刊,1993, 15(2): 113-120. [10] 楊洪利,靳東明,李志堅.電流型CMOS多值乘法器分析與設(shè)計.電子學報,1995, 3(2): 78-81.
|