楊中華,等.模擬集成電路設(shè)計(jì)自動(dòng)化技術(shù).電子科學(xué)學(xué)刊,1996, 18(2): 202-207.[2]楊競(jìng)衡.計(jì)算機(jī)輔助設(shè)計(jì)技術(shù)與應(yīng)用.北京:機(jī)械工業(yè)出版社,1995,第八章.[3]Georges G, Gielen E. ISAAC: A symbolic simulator for analog integrated circuits, IEEE J. of SC, 1989, SC-24(6): 1587-1597.[4]Georges G, Gielen E. Analog circuit design optimization based on symbolic simulation and simulated annealing. IEEE J. of SC, 1990, SC-25(3): 707-713.[5]程興新,曹敏,等.統(tǒng)計(jì)計(jì)算方法.北京:科學(xué)出版社,1988,第一章.[6]Slyblinski M A. Combination of interpolation and self-organizing approximation techniques--A new approach to circuit performance modeling. IEEE Tans, on CAD, 1993, CAD-12(11): 1775-1785.[7]鄧乃揚(yáng),等.無(wú)約束最優(yōu)化計(jì)算方法.北京:科學(xué)出版社,1982,第六章.[8]洪先龍,孫家廣,等.計(jì)算機(jī)輔助電路分析--算法和軟件技術(shù).北京:清華大學(xué)出版社,1984,第二章.[9]Julie Chen. STYLE: A statistical design approach based on nonparameteric performance macromodeling. IEEE Tans. on CAD, 1995, CAD-14(7): 794-802.[10]H-F Jyu, Sharad Malik. Statistical delay modeling in logic design and synthesis. 31st ACM/IEEE DAC, San Diego; 1994, 126-130.[11]Press W H,等著,傅祖云,等譯.C語(yǔ)言數(shù)值算法大全(第二版).北京:電子工業(yè)出版社,1995,第十五章.[12]Waisum W Wong. JFET circuit simulation using SPICE implemented with an improved model. IEEE Trans. on CAD, 1994, CAD-13(1): 105-109.
|