閹石主編.數(shù)字電子技術(shù)基礎(chǔ).北京:高等教育出版社,第三版,1989, 319-332.[2]Wu X W, Prosser F P. CMOS ternary logic circuits. IEE Proc.-G, 1990, 137(1): 21-27.[3]胡謀.多值邏輯與電子技術(shù).電子學報,1986, 14(5): 104-110.[4]Current K W. Current-mode CMOS multiple-valued logic circuits. IEEE J. of Solid-State Circuits[5]94, 29(2): 95-107.[6]Pelayo F J, Prieto A, Lioric A, Ortega J. CMOS current-mode multivalued PLAs[J].IEEE Trans. on CircuitsSyst.1991, 38(4):434-441[7][6][8]Abd-EL-Barr M H, Mahroos M I. On the synthesis of MVL functions for current-mode CMOS circuits implementation. Proc. of 22nd ISMVL, Sendai: 1992, 221-228.[9]Jani A K, Abd-El-Barr M H. Current-mode CMOS multiple-valuedd logic function realization using a direct algorithm. Proc. of 25th ISMVL, Bloomington: 1995, 216-221.[10]陳其翔.101三進位制.數(shù)學通報,1958, 3: 4-7.[11]吳訓威.多值邏輯電路設計原理.杭州:杭州大學出版社,1994, 63-65.[12]陳偕雄,吳訓威.對稱三值邏輯及對稱三值CMOS電路.計算機學報,1991, 14(5): 389-394.[13]Frieder G. A balanced ternary computer. Proc. of 3rd ISMVL, Toronto: 1973, 68-75.[14]沈繼忠,陳偕雄,姚茂群.對稱三值電流型CMOS電路設計.電子科學學刊,1997, 19(6): 828-835.
|